Method for manufacturing dummy gate in gate-last process and dummy gate in gate-last process
- 申请号:US201214119862
- 专利类型:US
- 申请(专利权)人:中国科学院微电子研究所
- 公开(公开)号:US9202890(B2)
- 公开(公开)日:2015.12.01
- 法律状态:
- 出售价格: 面议 立即咨询
专利详情
专利名称 | Method for manufacturing dummy gate in gate-last process and dummy gate in gate-last process | ||
申请号 | US201214119862 | 专利类型 | US |
公开(公告)号 | US9202890(B2) | 公开(授权)日 | 2015.12.01 |
申请(专利权)人 | 中国科学院微电子研究所 | 发明(设计)人 | Li Chunlong;Li Junfeng;Yan Jiang;Zhao Chao |
主分类号 | H01L21/8249 | IPC主分类号 | H01L21/8249;H01L29/66;H01L21/28;H01L29/78;H01L29/423 |
专利有效期 | Method for manufacturing dummy gate in gate-last process and dummy gate in gate-last process 至Method for manufacturing dummy gate in gate-last process and dummy gate in gate-last process | 法律状态 | |
说明书摘要 | A method for manufacturing a dummy gate in a gate-last process is provided. The method includes: providing a semiconductor substrate; growing a gate oxide layer on the semiconductor substrate; depositing bottom-layer amorphous silicon on the gate oxide layer; depositing an ONO structured hard mask on the bottom-layer amorphous silicon; depositing top-layer amorphous silicon on the ONO structured hard mask; depositing a hard mask layer on the top-layer amorphous silicon; forming photoresist lines having a width ranging from 32 nm to 45 nm on the hard mask layer; and etching the hard mask layer, the top-layer amorphous silicon, the ONO structured hard mask and the bottom-layer amorphous silicon in accordance with the photoresist lines, and removing the photoresist lines, the hard mask layer and the top-layer α-Si. Correspondingly, a dummy gate in a gate-last process is also provided. |
交易流程
-
01
选取所需
专利 -
02
确认专利
可交易 - 03 签订合同
- 04 上报材料
-
05
确认变更
成功 - 06 支付尾款
- 07 交付证书
过户资料
平台保障
1、源头对接,价格透明
2、平台验证,实名审核
3、合同监控,代办手续
4、专员跟进,交易保障
- 用户留言
暂时还没有用户留言